1 day old

Senior ASIC Design Engineer

San Jose, CA
  • Job Code
Job Title: Senior ASIC Design Engineer 154661

Primary Location United States-California-San Jose
Job: Design Engineering
Schedule: Full-time

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team! 

Senior ASIC Design Engineer

Xilinx' design team seeks a candidate for design of a memory controller of latest cutting edge DDR technologies.



  • Writing documentation and specs
  • Writing RTL in Verilog
  • Interact with other engineering teams for physical design and software.
  • Contribute to methodology
  • responsible for all design analysis.for backend STA, CDC, Power. #ey



  • Master's Degree in Electrical Engineering with 5 plus years experience or PhD Electrical Engineering with 2 plus years experience.
  • Demonstrated knowledge of DDR memory technology: DDR4/5. LPDDR3/4, HBM
  • Working knowledge of the definition of micro-architecture
  • Fluent with RTL Verilog and Hardware modeling
  • Ability to develop efficient, testable, scalable and well-documented RTL code
  • Experience with industry standard simulation, waveform debugging
  • Familiarity with synthesis, simulation, static timing, CDC-analysis
  • Understanding of logic low power design techniques and clock gating concepts
  • The individual should be knowledgeable of Verilog and SystemVerilog and familiar with scripting languages (Python, Perl) for automating solutions.
  • Good communication skills, self-motivation and teamwork are required 


Job Posting: Jan 12, 2018, 2:15:36 PM

Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status, gender Identity or sexual orientation. The self-identification information requested is not gathered for employment decisions. It is used only for compliance with US Federal laws. Your responses are strictly voluntary, and any information provided will remain confidential. If you choose not to "self-identify", you will not be subject to any adverse treatment.


Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Senior ASIC Design Engineer

San Jose, CA

Share this job

Senior ASIC Design Engineer

San Jose, CA

Separate email addresses with commas

Enter valid email address for sender.

Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast