2 days old

Design Engineer

Xilinx
  • Job Code
    155364
Job Title: Design Engineer 155364

Primary Location India-India-Hyderabad
Job: Design Engineering
Schedule: Full-time
Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!

 

Design Engineer 2

  • Responsible for Physical Design from RTL to GDS2 for blocks at the 7nm technology node.
  • Experience in physical design, and IC design flow (RTL to GDSII implementation) including flow steps such as floorplanning, powerplanning, CTS and routing is required.
  • Proficient in signoff checks viz. static timing analysis (STA), physical verification, EMIR analysis and timing closure.
  • Working experience in PERL and TCL programming.


 



Qualifications

Education Requirements
Master’s/Bachelor’s Degree in Electrical/Electronics Engineering


Years of Experience

  • 3 to 5  years of experience in ASIC Synthesis, PnR flows and design closure.

Job Posting: May 20, 2018, 9:55:59 PM


Categories

Posted: 2018-11-15 Expires: 2018-12-15

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Design Engineer

Xilinx

Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast